This paper reports the first cryogenic characterizatioo of 28nm FuJlyDepicted-SOl CMOS technology. A comprehensive study of digitallaoalog performaoces sod body-biasing from room to the liquid helium temperature is presented. Despite a cryogenic operation, effectiveness of body-biasing remains unchanged and provides an excellent Vnt controllability. Low-temperature operation enables higher drive current and a largely reduced subthreshold swing (down to 7mV/ckc). FDSOI coo provick a valuable approoch to cryogenic lowpower electronics. Applications such as classical control hardware for quantum processors arc envisioned.
Introduction
Since the early 2010·s. increaaing attcntioobas been paid to Si-based spin qubits for quaotum computiog 11..3). Besides allowing for loog spin cubaeocc:. largely eobanced by the uae of isotDpica1ly eoriched nuclear spin-free " Si layers 13), Si qubil!l benefit from wcll-c:stablisbed miaoc1cc:tto11ics fabrication techniques. This coostitutcs a clear asset in the prospect of large-scale qubit integratioo 14). Recc:ntly. the implementatioo of Si spin qubit 00 a foundry-compallble CMOS SOl platform was demonstrated IS, 6). marking an important first step towards the realization of a Si-bascd quantum. computer. In a quantum. processor, qubil!l need to be individually addressed, i.e. initialized. manipulated, and mcasW"Cd. This large-scale parallelism seems hardly manageable without the usc of co-integrated. or at lcastprox:imal.. classical hardware. Therefore, extc:nding the operatioo of both digital ood aoalog Si electronics to temperatures as low as 4 K (and below) appears as 00 urgent task to UDdertakc: in parallel with qubit ckvelopment. At such low temperatures. however. cktrimental effi:cl!I on ckvice ope2"atioo have been obaerved due to dopant freeze-out sod cbarge trapping 17-8). Nevertheless. the actual impact of these effects in advanced CMOS technology remains oniy barely cxplored 19J. Here, for the first time, we present a study of digitallaoalog performances sod body-biasing ofFDSOl doWD to 4K. We aim at assessing the pot<nti.al ofFDSOl for low-temperature electronics. FOSO] is an attractive golution since it can simwtaneously deliver low. power clectronics and a versatile teclmology framework for qubits development 14-6).
FDSOI process r •• tu .... The FDSOI traosistors are fabricated with a gate-first high-" metal gate. They arc processed 00 300mm (100) SOl wafers with a buricd oxide thickncss of2~nm [10). The 7nm-thick Si chaonel is undoped. The EOT is l.5Snm for NMOS (resp. 1.7nm for PMOS) for thin oxick (GOI) and 3.7nm for thick oxick (002) traosistors. Regular Vm traosiston are studied with PWBLL (resp. NWBLL) ood additional P-type (resp. N-typc) ground plaoe implantatioo for NMOS (resp. PMOS) ckvices. FIg.l summarizcs the main technology features and shows a Cf'OS!J.-scction of FDSOI traosistor.
Device digital performances do ..... to 4K The carrier mobility (~I!FP) v. inversion charge (NlNV) is 00 important parameter to characterize the behavior of devices. NlNV is obtained by integration of gate-ebannel (Ca) capacitance sbawn in ",.2 for different temperstun: (I). The T-dependence n:sull!l in a shift in Vm but does DOt influmcc much the shape of Co. The electron and hole I'1iPF measured duwn to 4K are shown in Fig. 3 . Since pbooon mobility is sufficiently weak and can be neglected at such low temperature, the carrier mobility is enhanced as temperstun: doen:ases (FigA). It can also be noted that thick gste oxide (G02) weakons remote Caulomb sod soft-optica1 phoooo scattering. It therefore leads to so improved carrier mobility 111,12). Typical traosfer cbaracteristics of G02 traosiston are plotted in Fie.! (NMOS) and FiC.6 (PMOS). The incn:ase of IVml as the temperature is reduced is accompanied by a significant improvement of current for a given overdrive gste voltage (IVos-Vml-Q.SV). At 4K, a subthresbold swing SSllN of oniy 7mV/ckv is acbieved in tho linear regime (Fig.7) . Even st bigh drain voltage (V",,-().9V), thc evolutioo of subthreshold swing versus T remains the same (sec inset of Fia.7). At the same time, the linear current IOllliN of NMOS G02 is eubanced by a factor x6.2 (FiaA). By comparison with 300K, the substantial increase of ckvices performance at low·te:mperatme is summarized in Fta;.9. The saturation current IaoSAT (~os-Vmf'{l.5V and V",,=O.9V) incn:ases due to bigher mobility while the subthreshold swing SSSAT remains very low. GOI transistors (NIPMOS) show a higher saturation current than G02 transistors due to a lower EOT.
Back bi ••• fflciency down to 4K The use ofback biasing (BB) is a key factor in optimizing performance. and power consumption. Therefore, maintaining its efficiency at very low temperatures is aucial. In addition. back·biasing can lWovide a useful cootml tool for qubits. eoabliog fast readout circuin-y sod a lnnable coupling between neighboring quaotom dots 14,6J. Tbe Vm cootrollability offered by the back-gste a14K is ShOWD in FiI.IO. Compared to 300K, the BB factor (y-!Nmlt.VBACK) for N ood PMOS n:mains uuchaoged (FIg.ll) . It means that the ckvioe behavior is not alten:d by frccze-<J\lt l'hcnomena who are likely to play an important role at low-temperature 18,9], At short gste leugth (La=28nm). the ckviee performaoces (Fig.Il) studied on NMOS GOI transistors leads to a similar conclusion. The subthreshold swing is strongly reduced with T independently of1he active layer width W (Fig.13 ). FIg14 shows that at 28nm gate length. the linear current (IVos-Vm!=O.5V) is significantly improved (+62% at 4K). Tbe effect oCBB measured at 4K is ickntica1 to tlte 300K ooe (F1c.lS). In case of PMOS 001. low-temperature combined with a sbart La lead to a modification of subthreshold behavior: oscillations occur at Low VDS (FIc.I6). They an: most likely induced bytbe presence of ciopaol!l diffused from SID into the chaoncl I13J . However. these ""cillatians are strongly soppr<SSed stbigh Vns (Fig.I7) Fig.20 . Low-temperature and back-biasing siguificantiy improve the transconductance OM (due to increased ~) and the intrinsic gain Avo (due to reduced On). ConclulioDI For the first time, the opcratioo of28nm FOSOI CMOS technology was successfully demonstrated down to 4K. We have shown that a reduced temperature operatiOtl largely improvea CMOS ckvice performance. Additiooally. UDder a DC operatioo, the ability to adjust Vm through back-biasing n:maina uuchanged at 4K. This unique capability could be particularly helpful in the devclopmc:nl of tltst power-cfficient pcriphcntl circuitty (multiplexing. cootrol and n:adout of qubits) and allows incn:ased fleXIbility in the design ofa sca1able dusica1-quantom imerfaoe. ... theo~··). 
